ANALYSIS OF TWO-STAGE SHUNT CAPACITOR BANK PROTECTION
DEFICIENCIES WITH MITIGATION SUGGESTED

By
Russell William Patterson

Approved:

Dr. Ahmed Eltom
Professor of Electrical Engineering
(Chair)

Dr. Nur Sisworahardjo
Assistant Professor of Electrical Engineering
(Committee Member)

Gary L. Kobet
Adjunct Professor of Electrical Engineering
(Committee Member)

William H. Sutton
Dean of the College of Engineering and
Computer Science

A. Jerald Ainsworth
Dean of the Graduate School

ANALYSIS OF TWO-STAGE SHUNT CAPACITOR BANK PROTECTION
DEFICIENCIES WITH MITIGATION SUGGESTED

By
Russell William Patterson

A Thesis Submitted to the Faculty of the University
of Tennessee at Chattanooga in Partial
Fulfillment of the Requirements of the
Degree of Master of Science
in Electrical Engineering

The University of Tennessee at Chattanooga
Chattanooga, Tennessee
August 2013

ii

Copyright © 2013
By Russell William Patterson
All Rights Reserved

iii

ABSTRACT

A large utility was experiencing a problem when switching a two-stage capacitor
bank resulting in misoperations of the bank protection. When the bypass switch is
opened a long duration dc offset occurs across all capacitors. This dc causes saturation of
the tap point VT resulting in a false differential voltage and misoperation of the
protection. The utility had to disable the voltage differential during switching until the
phenomenon could be studied and a suitable solution found.
The work is a comprehensive analysis of the transients affecting the protection
and how the problem could be mitigated.
An analytical approach was taken to understand the occurrence of the dc offset
and an Electromagnetics Transients Program (EMTP) was used to study various
mitigation techniques. A simple solution is presented for future installations that
prevents the problem completely. A “next best” mitigation is presented for existing
banks where reconfiguration would not be cost justified.
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CHAPTER 1
INTRODUCTION
Shunt capacitor banks are widely used in utility systems to provide local reactive power
and support system voltage. The voltage rise that occurs when a capacitor bank is switched on
depends on the capacitive reactance (XC) of the bank and the Thevenin’ impedance of the system
prior to switching the capacitor bank in service as well as bus load. The system shown in Figure
1.1 can be used to calculate the resulting voltage rise by simple application of voltage division
after the switch is closed to energize the capacitor bank.

ZTHEV

VBUS

+
VSYSTEM

XC

Figure 1.1 Simple circuit to calculate voltage rise

Prior to closing the switch there is no current flow (neglecting load) so the bus voltage
equals the system voltage. After the switch is closed we can apply voltage division,
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VBUS  VSYSTEM

XC
X C  Z THEV

Dividing the bus voltage after switch closure by the bus voltage prior to switch closure we get,

VRISE 

XC
(per unit)
X C  Z THEV

VRISE 

1
Z
1  THEV
XC

which can be simplified to,
(per unit)

To arrive at a simple estimation of the percent voltage rise that occurs when the capacitor bank is
energized we can subtract unity (assumes 1.0 per unit voltage prior) from the above equation and
multiply by 100%.

%VRISE





1

 1  100%
1  Z THEV



X
C



This simplifies further to,

%VRISE

 Z THEV
 - X
C

1  Z THEV

XC




  100%




When ZTHEV << XC this reduces to,

%VRISE  

Z THEV
 100%
XC

When ZTHEV is predominately inductive,

%VRISE 

Z THEV
XC
3

 100%

It can readily be seen from the above equation for percent voltage rise that on weaker
systems the percent voltage rise for a given capacitor bank will be higher when compared to the
application of the same capacitive reactance on a strong system. As such, in weaker parts of the
power system it is commonly required to segment the shunt capacitor banks into many smaller
banks to allow for more incremental changes in voltage. This is often a disadvantage in urban
areas or other locations where real estate is at a premium because more banks requires more
space.
As early as 1953 a reconnection scheme has been suggested as a practical method to take
advantage of the temporary overvoltage capability of capacitors to increase the granularity of
reactive power switched [1]. In 1955 the multi-stage scheme that is being used presently was
suggested as a means to reduce the step size of capacitive reactance and also benefit from the
space saving feature of the design where physical space is limited [2].

The first practical

applications of this multi-staged approach at transmission voltages were implemented by the
Bonneville Power Authority (BPA) in the late 1990’s [3].
The first goal of this work is to show a deficiency affecting the protection of a 2-stage
capacitor bank with both transient analysis using the Alternative Transients Program (ATP) and
analytical solutions. The second goal is to investigate various methods to mitigate the deficiency
and to improve the state of the art of capacitor bank protection.
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CHAPTER 2
SCHEME EXPLANATION
General Concept of 2-Stage Capacitor Bank
Figure 2.1 shows the simplified one-line diagram for an existing 2-stage capacitor bank
applied on a 161kV transmission bus. During normal operation both capacitor stages (C1 and C2)
are energized in series. In the analysis presented in this document they are sized such that C1
equals C2 and both stages will share the bus voltage equally (although this is not a requirement).

BUS
C1
C2

Figure 2.1 One-line of two-stage capacitor bank

C1 is comprised of four parallel strings with each string being comprised of three series
capacitors rated 500 kvar and 15,920 volts. C2 is comprised of eight parallel strings with each
string being comprised of five series capacitors rated 600 kvar and 19,100 volts. A group of
5

three parallel low-voltage capacitors are placed on the neutral end of the bank to develop a
voltage drop to present to the bank protection relays. This is detailed in Figure 2.2.
Each capacitor can in the C1 group has a capacitive reactance of,

15,920 2
X C500 
 506.89
500,000
resulting in an overall capacitive reactance for bank C1 of 380.17Ω. This results in a capacitance
value for C1 of 6.98μF. C2 is computed similarly and has a capacitance value of 6.98μF. The
low-voltage capacitors on the neutral end of the bank are each rated 167 kvar and 825 volts.
Three in parallel equate to a capacitance of 1952μF. The resistor shown in series with the
voltage transformer is purportedly used for ferroresonance suppression and is 100Ω. The voltage
transformer is for galvanic isolation and has a ratio of 3.2 to 1.
When the bypass switch is open the total bank reactive power (assuming a nominal
161kV bus voltage) will be,

MVAR3 

161,000 2
6.98μF
 2  60 
 161,000 2  34
XC
2

and when the bypass switch is closed the total bank reactive power (assuming a nominal 161kV
bus voltage) will be,

MVAR3 

161,000 2
 2  60  6.98μF  161,000 2  68
XC
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VBUS1φ

bypass
switch

C1

C2

VTAP

Neutral

Figure 2.2 Detailed one-line of two-stage capacitor bank

Neglecting the small influence of the low-voltage capacitors, with the bypass switch
open the voltage across C1 and C2 will be 50% of the bus voltage or,
V  0.50 

161,000
3

 46,477V

C1 is rated for 3 times 15,920V for 47,760V. As such, during operation with the bypass
switch open the voltage across the C1 stage is 97.3% of rated. Similarly, C2 is rated for 5 times
7

19,100V for 95,500V. During operation with the bypass switch open the voltage across the C2
stage is 48.7% of rated.
With the bypass switch closed C1 is effectively shorted out leaving C2 to experience the
entire bus voltage or 92,953V phase-to-ground. This equates to 97.3% of rated. This presents an
added operational flexibility for this design over the design described in [3] in that neither
operating mode (bypassed or un-bypassed) stresses the energized capacitors beyond their rated
voltage. As such they can remain energized indefinitely as system requirements dictate. The
implementation described in [3] is the same configuration except that the lower capacitor bank
doesn’t have a high enough voltage rating to allow continuous operation when the upper bank is
bypassed. It takes advantage of the short-term overvoltage capability of capacitors and is only
intended to be used for short periods of time to improve stability during low-voltage
emergencies. It is not intended for continuous operation with the upper bank bypassed.
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CHAPTER 3
PROTECTION
Voltage Differential
The primary protection applied to the capacitor bank is a voltage differential scheme.
This scheme is implemented substantially the same regardless of the bank design being fused or
fuseless [4]. Since fuseless has become the industry norm it will be the focus in this document.
Figure 3.1 is a simplified one-line of the two capacitor stages and the low-voltage capacitance
used to develop voltage for the differential scheme. This is clearly a simple voltage divider
circuit and the voltage across each of the capacitances will be directly proportional to the applied
system voltage (1-phase) and the reactance of the capacitors.

VBUS1φ
1400:1 VT

C1
87V

C2

800:250 VT

CLV

Figure 3.1 Simplified one-line.
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VTAP

The voltage differential protection compares the bus voltage (1-phase) with the voltage
measured across the low-voltage capacitor according to the following formula where VX is
typically the bus voltage and VY is the voltage measured at the tap point (across the low-voltage
capacitance).

V  VX  kVY
The constant k is simply a scaling factor to balance the equation under normal conditions. The k
factor is set after the relay has been placed in service to “null” the above equation. Modern
capacitors manufactured after 2002 in compliance with [5] “shall not vary more than -0% to
+10% of their nominal value based on rated kvar, voltage, and frequency”. Older capacitors may
have tolerances as high as -0% to +15%. As such, due to normal manufacturing tolerances and
measurement error there will be a measurable ΔV when the bank is in service even though no
capacitor elements have failed. To improve the sensitivity of the protection this unbalance is
nulled with the k factor. For some digital voltage differential relays this nulling is done
manually when connected to the relay with a computer by prompting the relay to run a routine to
determine k on a per-phase basis. It is noteworthy to mention that with capacitor banks oriented
in an east-west arrangement that a portion of the bank will heat up and later cool down before the
rest of the bank as the sun makes its progress across the day. This causes a drift in the
capacitance values because of expansion. Due to the sensitivity of the voltage differential
schemes this may result in erroneous alarms as the capacitance value of the capacitors is affected
by their temperature (warmer capacitors experiencing more expansion). More modern digital
relays can automatically calculate the k factor at various intervals as long as the voltage

9

difference they measure is noted to be a smooth change (due to unequal heating of the
capacitors) and not a sudden change as experienced when a capacitor element has failed.
Prior to placing the capacitor bank protection in service initial values of the k factors
can be calculated as shown below for the case of the bypass switch (Figure 3.1) open. VX is the
secondary value of the bus voltage presented to the relay through a 1400:1 bus VT. VY is the
secondary value of the tap point voltage presented to the relay through a 3.2:1 VT.

VBUS 1 

161000
3

 92953.4V

VBUS 1
 66.4V
1400

VX 

Neglecting the small impedance of the LV capacitors we can calculate the current flowing in one
phase of the capacitor bank as,
I1 

VBUS 1φ
VBUS 1φ

  j122.2A
XC1  XC2 j380.2  j380.2

and the voltage drop across the LV capacitance will be,

VTAP  I1  XLV 

I1
 521.7V
2  60  1952.5F

with the resulting voltage to the relay (normally negligible drop in the 100Ω resistor) being,

VY 

VTAP
 163.0V
3.2

Now the initial k factor can be calculated as,
k

VX 66.4V

 0.4
VY 164.0V
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Voltage Settings
To determine the voltage differential settings failures in the upper bank (C1) will be
examined and then failures in the lower bank (C2). The goal of the voltage differential will be to
trip the bank when the voltage across any capacitor element exceeds 110% of rated voltage.
Note also that two different settings are required depending on the bypass switch being closed or
open. Figure 3.2 shows the internal connections of the individual capacitor elements for both the
500kVAR and 600kVAR units used in this installation. The 500kVAR capacitor units are
comprised of eight (8) series connections of two (2) capacitor elements in parallel. The
600kVAR capacitor units are comprised of ten (10) series connections of two (2) capacitor
elements in parallel.
The failure mode of all-film fuseless capacitors is to fail shorted producing a stable
“weld” across several layers between two electrodes [4]. When this occurs it produces an
overvoltage on the remaining elements in the capacitor unit and bank. Usually the electrodes are
aluminum foil and the dielectric film is polypropylene.
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individual
elements

a) 600kVAR, 19.1kV (10/2)

b) 500kVAR, 15.92kV (8/2)

Figure 3.2 Capacitor units internal connections

The calculations of the capacitive reactance of the 500kVAR capacitor unit and the 600kVAR
capacitor unit are repeated below.

X C500 

15,920 2
 506.9
500,000

X C600 

19,100 2
 608.0
600,000

With no failures the upper bank capacitive reactance will be,

X C1 

3 15,920 2

 380.2
4 500,000

and the lower bank capacitive reactance will be,

5 19,100 2
X C2  
 380.0
8 600,000
When an individual element shorts out it will short out its series group inside the capacitor unit.
In the case of a 500kVAR capacitor unit this will result in a decrease in the capacitive reactance
12

of the upper bank (C1) by a factor of 7/8 since these units have eight (8) series groups. The
resulting capacitive reactance of the capacitor unit with one (1) shorted element is calculated
below and a prime mark has been used to distinguish it from the healthy reactance for a
500kVAR unit.

XC500 

7 15,920 2

 443.5
8 500,000

Referring to Figure 2.2 we see that the upper bank (C1) is comprised of four (4) strings of three
(3) capacitor units in series. The capacitive reactance of a healthy string is,

X STRING

15,920 2
 3
 1,520.7
500,000

and the capacitive reactance of a string containing a capacitor unit with one (1) shorted element
will be,

XSTRING  2 

15,920 2
 XC500  1,457.3
500,000

with the overall equivalent capacitive reactance of the upper bank (C1) being,

X C1 

1
1

 XSTRING 
1
 3   X STRING 



 376.1

Since the three (3) low-voltage capacitors paralleled on the neutral end (see Figure 3.1) have
such low reactance when compared to C1 and C2 they can be ignored. Their equivalent reactance
is calculated as,

X CLV

825 2
167,000

 1.36
3
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The voltage across the upper stage can be calculated from voltage division assuming a nominal
161kV bus voltage,
 
VC1

161,000
3

XC1
 46,235.1V
XC1  XC2

The voltage across the capacitor unit with the shorted element can be calculated as,

  VC1 
VCAN

XC500
 14,071.6V
XC500  2  X C500

and the voltage across each of the seven (7) remaining healthy elements in the capacitor unit with
the shorted element will be,


VELEMENTS


VCAN
 2,010.2V
7

When compared to the rated voltage of each element (1,990V) we can see that only a slight
overvoltage results from the shorting of one (1) element in one (1) capacitor unit in the upper
bank (barely 1% over rated).
Referring to figures 2.2 and 3.2 we can apply voltage division to determine a generic
formula to find the voltage VEʹ across the remaining healthy elements in a capacitor unit with
failed element(s). Let,
V = healthy phase to neutral bus voltage magnitude (volts)
S = number of series groups in the bank that has the capacitor unit with failed elements
P = number of parallel strings in the bank that has the capacitor unit with failed elements
E = number of elements in series in one capacitor unit in the bank that has the capacitor unit with
failed elements
F = number of shorted elements in the capacitor unit with failed elements
N = (E-F)/E
14

XC = capacitive reactance of a single healthy capacitor unit in the bank that has the capacitor unit
with failed elements
XELSE = the total capacitive reactance of the rest of the capacitor bank
Α = XC/XELSE
For example, assuming there are two (2) elements shorted in a capacitor unit in the upper
bank. In this case F equals two (2) and as such N will equal 6/8. Figure 3.3 shows the
configuration and some of the variables needed for the calculation.

VBUS1φ

S=3
P=4

E=8
XC = 506.89Ω

XELSE = 380.01Ω

Figure 3.3 Bank element detail

It is obvious from the upper bank in figure 3.3 that the equivalent reactance of the
remaining healthy strings will be,
15

S
3
 XC 
 XC  506.9
P 1
4 1
The reactance of the faulty capacitor unit will be,

N  XC 

6
 XC  380.7
8

The reactance of the rest of the series string containing the faulty capacitor will be,

(S  1)  XC  (3 - 1)  XC  1,013.8 
The equivalent reactance of the bank with the faulty capacitor unit will be,

S
 (S - 1  N)  XC
P
1

X 
S
 (S  1  N)
P 1
The voltage across the upper capacitor bank when one capacitor unit has F shorted elements will
be,

V BANK  V 

S
 XC  (S - 1  N)  XC
P -1
S
 XC  (S  1  N)  XC
P 1
S
 XC  (S - 1  N)  XC
P -1
S
 XC  (S  1  N)  XC
P 1

S
 S  1  N 
P

1
 V
S
S
 (S  1  N)  A  (
 S  1  N)
P

1
P

1
 A  XC

Once the voltage across the bank containing the faulty capacitor unit has been found we can
calculate the voltage across the faulty capacitor unit as,

S
N
N  XC
P 1
V CAN  V BANK 
 V
S
(S  1  N)  XC
 S

 (S  1  N)  A  
 S 1 N
P 1
 P 1
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From which we can find the voltage across the remaining healthy elements inside the faulty
capacitor unit as,

S 1

P

1
E
V E  V 
S
 S

 (S  1  N)  A  
 S 1 N
P 1
 P 1

Using the above generic formula we can continue shorting elements in the faulty capacitor unit
and populate Table 3.1 and Table 3.2.

Table 3.1
Healthy element voltage (faulty unit in upper bank)
Number of shorted
elements

Voltage on
remaining elements
in the capacitor unit

% voltage above rated
(1,990V)

1

2,009.8V

1.0%

2

2,088.8V

5.0%

3

2,174.3V

9.3%

4

2,267.2V

13.9%

5

2,368.2V

19.0%

6

2,478.8V

24.6%
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Table 3.2
Healthy element voltage (faulty unit in lower bank)
Number of shorted
elements

Voltage on
remaining elements
in the capacitor unit

% voltage above rated
(1,910V)

1

947.3

NA

5

1,025.7

NA

It is obvious that the lower bank will not experience overvoltages when the upper
capacitor bank is in service (recall that it was energized at 48.7% of rated when both banks are in
service). Shorted elements in the lower bank can stress the healthy elements in the upper bank as
reflected in Table 3.3. However, it would require two entire series groups to be shorted out in
one string of the lower bank.

Table 3.3
Healthy element voltage in upper bank (faulty unit in lower bank)
Number of shorted
elements

Voltage on
remaining elements
in the capacitor unit

% voltage above rated
(1,990V)

1

1,936.1V

NA

5

1,938.2V

NA

10 (entire unit)

1,962.0V

NA

20 (two entire units)

2,010.3V

1%
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It is much more significant for the lower capacitor bank to experience shorted elements
when the upper capacitor bank is bypassed resulting in full phase voltage being applied to the
lower bank as can be seen in Table 3.4.

Table 3.4
Healthy element voltage in lower bank (faulty unit in lower bank/bypass closed)
Number of shorted
elements

% voltage above rated
(1,910V)

0

Voltage on
remaining elements
in the capacitor unit
1,851.9V

1

1,889.2V

NA

2

1,927.9V

0.9%

3

1,970.4V

3.2%

4

2,032.2V

6.4%

5

2,057.0V

7.7%

6

2,104.9V

10.2%

NA

Obviously the calculations to determine voltage differential set points for protection of
the 2-stage capacitor bank are not trivial and involve two distinct configurations (upper bank
bypassed or not bypassed) that require different setting groups for the protective relay depending
on the state of the bypass switch (Figure 2.1). The remainder of the document describes a
transient problem affecting the voltage differential protection as applied and a solution will be
recommended that not only mitigates the transient problem, but also greatly simplifies the setting
approach for the protection.
19

CHAPTER 4
TRANSIENT OPERATION
Bypass Closing

With the bypass switch closed to short the upper capacitor bank the operation of the
bank is exactly the same as a traditional fuseless capacitor bank. The normal transients expected
for capacitor bank operation (inrush, out-rush, back-to-back switching etc.) are no different for
this configuration than for typical single-stage capacitor banks.
However, closing the bypass switch can produce a significant high-magnitude, highfrequency transient as the energy stored in the upper capacitor bank is released. To mitigate the
damaging effects of this short-circuit event the bypass switch is equipped with an extra set of
contacts fitted with 37.5Ω closing resistors that are momentarily in the circuit (e.g. 1 cycle)
during the discharge. The total bank phase current is shown in Figure 4.1. This transient is
within the range of normal bank switching transients.

Current
(Amperes)

0

0.05

Time (seconds)
0.1

1000
500
0
-500
-1000

Figure 4.1 Total bank phase current during bypass closing.
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0.15

0.2

Bypass Opening
The opening of the bypass produces the transient of interest in this case and it presents a
unique problem for the protection. When the bypass switch opens it interrupts current at a zero
crossing. Since the voltage across and current through a reactive element are in quadrature the
voltage will be at a peak. So, referring to Figure 4.2, it can be seen that both the lower capacitor
bank (C2) and the low-voltage capacitance (CLV) will both be experiencing peak voltage at the
moment the bypass switch current goes through zero. However, the upper capacitor bank (C1) is
discharged just prior to the bypass switch opening so it has no initial charge. This makes for an
interesting transient as described below. First an analytical solution (closed form) will be
developed and then verified with a transient analysis using ATP (Alternative Transients
Program).

VBUS1φ

C1
C2
VTAP

CLV

Figure 4.2 Simplified one-line with VT detail.
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Analytical Development
The Laplace transform is an integral transform that is used to transform a function of
time to a function of “s” where s is a complex argument. This allows us to solve a network
problem using algebra and then apply the inverse transform to arrive at the various quantities of
interest in the time domain. This procedure is followed below to calculate the various voltages
of interest after the bypass switch is opened. Figure 4.3 shows the fundamental elements
required and Figure 4.4 shows the transform pairs that will be useful in this exercise.

Figure 4.3 Fundamental element modeling in Laplace

Note: Ө is the angle associated with the complex factor A
Figure 4.4 Useful Laplace transform pairs
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The bus voltage will be at a peak when the bypass switch interrupts its current. As such we can
use the cosine source (left in Figure 4.4) with a scale factor of VM where VM is the peak bus
voltage or,

VM  161,000 

2
3

 131,456V

and since C1 = C2 in this case we will just use C to represent those values. Additionally,
damping will be neglected but the inductance of the system equivalent will be added and it will
have no initial energy value since the current when the bypass is opened will be zero. The
resulting circuit is shown in Figure 4.5 where C = 6.98μF and CLV = 1952μF. Note that the
upper capacitor bank is shorted prior to the bypass switch opening.

C

L
C
+

CLV

 s 
VM  2
2
s




Figure 4.5 Laplace network for solution (bypass switch shorted at t=0-)

23

The initial voltage across the lower capacitor bank and across the low-voltage capacitance will
be,

VC  VM 

VCLV  VM 

CLV
 0.996  VM
C  CLV

C
 0.03567  VM
C  CLV

The resulting Laplace network with initial conditions is shown in Figure 4.6.

0.996VM
s

+

+
-

sL

1
sC

1
sC

 s 
VM  2
2
s  

1
sCLV

+ 0.03567VM
s

Figure 4.6 Laplace network with initial conditions for solution (t=0-)

Applying simple network analysis techniques to the circuit we can find the current after the
bypass switch opens as,

24

VM s
V
 M
2
s
Is   s  377
2
1
sL 

sC sCLV
2

which can be further simplified by substitution (where M calculates to 3200 radians/second) and
manipulated into a form similar to the transform of sin(Mt),
M2 

Is  

2
1

LC LC LV

VMs 2 L
V L
 2M 2
2
2
2
2
(s  377 )(s  M ) s  M

The closed form solution for the voltage waveform across the upper capacitor bank after the
switch is opened can be found simply by multiplying the Laplace current, I(s), by the Laplace
impedance of the upper capacitor bank, 1/sC.

VM M
VM s CL
Vs   2
 CLM
2
2
2
(s  377 )(s  M ) s(s2  M 2 )
Before this quantity can be inverse transformed into its time domain equivalent a partial fraction
expansion is necessary (the asterisk denotes complex conjugate).

VM s CL
A
A*
B
B*




2
2
2
(s  377 )(s  M ) (s  j377) (s  j377) (s  jM) (s  jM)
2

with each expansion constant found as follows,
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Now, expanding the second term from V(s),

 VM 
 CLM  M D
E
E*
 

2
2
s(s  M ) s (s  jM ) (s  jM )
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and finally we have the Laplace function for the voltage V(s) across the upper capacitor bank
after the bypass switch is opened,
V(s) 

A
A*
B
B*
D
E
E*



 

(s  j377) (s  j377) (s  jM) (s  jM) s (s  jM) (s  jM)

where A = 33306, B = -32840, D = 65685, and E = -32840. It can be seen that the “B” and “E”
terms will cancel and then the inverse transformed time domain voltage will be,

Vt   2 33306 cos(377t)  65685
which can be further simplified to,
V(t)  66612cos(377t)  65685

This voltage will oscillate between zero and 130,370V. The capacitor units in the upper bank are
rated 15.92kV with three (3) in series for a bank rated RMS voltage of 47.76kV. The RMS
voltage can be calculated simply as,
V(t)rms  (

66612 2
)  656852  80.8kV
2

which is an RMS overvoltage of 1.69 per unit. The large dc component will discharge slowly
across the 8.56MΩ discharge resistors (built into each individual capacitor unit). This RMS
voltage decay can be compared to the short time overvoltage power frequency capability of the
capacitor units [7] given in Figure 4.7.
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Figure 4.7 Short time overvoltage capability

A comparison of the upper capacitor bank RMS voltage profile (from simulation)
against Figure 4.8 shows that the application is likely acceptable although it is prudent to obtain
manufacturer concurrence.
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Figure 4.8 Simulation results against standard capability

The voltage across the lower capacitor bank can be found in a similar fashion and it will
have an additional term due to the initial voltage across that capacitance.

V(t)  66612cos(377t)  65685  0.996VM
V(t)  66612cos(377t)  65245

This voltage will oscillate between zero and 128,240V.
Figure 4.9 shows the voltage across the upper capacitor bank and the voltage across the
lower capacitor bank. Note that the voltages are both completely offset by their respective dc
component. It is this dc voltage that hinders the voltage differential protection as will be
subsequently explained.
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Figure 4.9 Voltage across upper and lower capacitor banks after bypass opened

Following a similar approach the closed form solution for the voltage across the lowvoltage capacitors can be found. This is of critical importance as this is the voltage that is
presented to the VT measuring the tap point voltage for the voltage differential protection. It is
this dc component that saturates the VT defeating the ability of the voltage differential protection
to function properly.

VM M
VM s C LV L
C LM
C
VLV s   2
 2LV 2 
VM
2
2
2
(s  377 )(s  M ) s(s  M ) s(C  C LV )

V(t)  228cos(377t)  234

This voltage from simulation is shown in Figure 4.10 which agrees nicely with the closed form
solution above. The full dc offset is evident.
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Figure 4.10 Voltage at the tap point (across low-voltage capacitance) after bypass opened

Simulations (effect on protection)
As discussed above, the primary capacitor bank protection is the voltage differential
function that compares the bus voltage to the tap voltage on a per-phase basis as,

V  VX  kVY
however, when the large dc offset occurs in the tap point voltage (note that the bus voltage does
not experience a dc offset) the tap point VT experiences saturation which will be shown with
simulation results as well as captured oscillography from the actual installation.
The simulation model was constructed in ATPDraw version 5.8 and cases executed
using ATP. Figure 4.11 shows the simplified model. The upper and lower capacitor banks are
each modeled as a single lumped capacitance with a single lumped resistance in parallel
representing their discharge resistance.
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A more detailed model is used when studying the overvoltages due to shorted capacitor
elements, but it is not needed when studying the effects of bypass opening. The 37.5Ω closing
resistor is modeled in series with a small stray inductance both of which are in parallel with the
main contacts which close one (1) cycle after the resistor contacts. In series with this
combination is stray resistance and inductance through the connection to the top of the lower
capacitor bank. At the neutral the three (3) low-voltage capacitors in parallel are modeled as a
single lumped 1952μF capacitance with the equivalent discharge resistance in parallel. From the
tap point a 100Ω ferroresonance suppression resistor [6] is in series with the 3.2 to 1 ratio VT.

Figure 4.11 Simulated network (A-phase only)
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Figure 4.12 below is captured oscillographic data showing the tap point VT secondary voltage as
recorded by a digital fault recorder when the bypass switch was opened on the actual installation.
It compares very well to the voltage as computed in the ATP simulation (Figure 4.13).

Figure 4.12 Captured voltage on the VT secondary when bypass switch opened

Figure 4.13 Simulated voltage on the VT secondary when bypass switch opened

The saturation of the VT results in a false differential voltage and a subsequent
misoperation of the voltage differential protection. Note that the dc offset in and of itself is not a
problem for modern digital protection relays since their analog and digital filtering removes it
from the operate quantities. The dc offset is a problem because it saturates the tap point VT with
a subsequent reduction in the fundamental frequency component measured.
The false differential voltage will be present until the dc offset in the low-voltage
capacitors has decayed and the VT has come out of saturation. This decay (Figure 4.14) is a
simple RC decay through the discharge resistors in the capacitor units. To prevent misoperation
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of the sensitive voltage differential the protection must be disabled for several seconds which is
undesirable.

Figure 4.14 Simulated voltage across low-voltage capacitors with RMS value

Simulations (mitigations)
650μF Series Capacitor
One possible solution is to put a capacitor in series with the 100Ω resistor and VT to
filter the dc to the VT. This met with some success and eliminated the VT saturation in around
10 cycles but it did not eliminate the problem. As such, the voltage differential protection would
still need to be disabled briefly.
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Prior to top group being
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Figure 4.15 Simulation with 650μF capacitor in series with VT

Remove the 100Ω resistor
The dc offset across the low-voltage capacitors decays much faster than the dc offset
across the upper and lower capacitor banks. This is because when the VT saturates it places the
100Ω resistor in series with a relatively low magnetizing inductance of the VT and its primary
winding resistance of 20Ω allowing a low impedance path for the dc voltage to decay through as
compared to the high resistance of the equivalent discharge resistance of the low-voltage
capacitors (approximately 103kΩ). However, it does take time for this dc to decay through the
100Ω resistor. If this resistor can be removed from the circuit the decay would occur faster as
shown in Figure 4.16. However, similar to the 650μF series capacitor case, it still takes time for
the decay and the voltage differential would have to be disabled for that period. Further,
removing the 100Ω resistor would have to be studied in detail as it is purportedly inserted for
ferroresonance suppression [6].
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Figure 4.16 Simulated with resistor removed

Reconfigure the VT
In the 2012 revision of [6] a new section was added (8.3.6.4) describing a modification
to the traditional voltage differential protection for a split wye grounded fuseless capacitor bank.
In this configuration (Figure 4.17) the individual phase is split into two halves and a VT is
inserted above the low-voltage capacitors. This allows sensitive voltage differential protection to
be achieved with a single voltage (doesn’t require comparison with the bus voltage).
Furthermore, it provides a complete and satisfactory solution to the dc offset concern. Since
both low-voltage capacitances would experience the same dc offset the voltage presented to the
VT would only experience parasitic levels of dc due to equipment tolerances.
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Figure 4.17 Figure from section 8.3.6.4 of [6]

The present limitation in implementing this scheme is that traditional (including modern digital
relays) voltage differential protection works based on the equation,

V  VX  kVY
which requires the bus voltage and tap voltage to be measured and compared. A very important
feature of modern relays is the ability to “null” this differential voltage after the capacitor bank
has been placed in service. However, no modern digital relay has built in logic to accommodate
the “nulling” if only one voltage is presented to the relay. With present relays the nulling would
have to be done manually and would simply require the user poll the relay for the measured
voltage which would then be used to offset (positive or negative depending on measured sign)
the overvoltage set points calculated for the alarm and trip thresholds.
The existing simulation configuration was changed to the “split-wye” configuration as
shown in Figure 4.17 and the simulation results shown in Figure 4.18 show that this would be an
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optimum solution as the voltage across the VT is undisturbed during the operation of the bypass
switch.

Volts

VRA = VLA

VRA-VLA

Time (seconds)

Figure 4.18 Left and Right low-voltage capacitor voltages and their difference
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CHAPTER 5
CONCLUSIONS
The two-stage capacitor bank is an application of shunt capacitors with many
advantages and one major feature of operation (dc offset on bypass opening) that poses a major
challenge to voltage differential protection. This paper has provided a detailed explanation of
voltage differential protection of shunt capacitor banks including specifics on how to calculate
set points for the two-stage capacitor bank. Then the major challenge was addressed with closed
form analysis and transient simulation with an EMTP program. Various mitigations were
suggested and studied with an optimum solution being presented last. This solution is the
superior solution for the following reasons.


It results in the sensitive voltage differential being operational 100% of the time



Disabling protection during switching is not required



No need to have different voltage differential settings for the two bank
configurations



No need to install the 100Ω ferroresonance suppression resistor

It is hoped that this work will provide a worthwhile improvement in the state-of-art of
protection of these specialized shunt capacitor banks resulting in improved system reliability and
protection of critical assets.
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